首页> 外文OA文献 >A robust ultra-low voltage CPU utilizing timing-error prevention
【2h】

A robust ultra-low voltage CPU utilizing timing-error prevention

机译:强大的超低电压CPU,可防止时序错误

代理获取
本网站仅为用户提供外文OA文献查询和代理获取服务,本网站没有原文。下单后我们将采用程序或人工为您竭诚获取高质量的原文,但由于OA文献来源多样且变更频繁,仍可能出现获取不到、文献不完整或与标题不符等情况,如果获取不到我们将提供退款服务。请知悉。

摘要

To minimize energy consumption of a digital circuit, logic can be operated at sub- or near-threshold voltage. Operation at this region is challenging due to device and environment variations, and resulting performance may not be adequate to all applications. This article presents two variants of a 32-bit RISC CPU targeted for near-threshold voltage. Both CPUs are placed on the same die and manufactured in 28 nm CMOS process. They employ timing-error prevention with clock stretching to enable operation with minimal safety margins while maximizing performance and energy efficiency at a given operating point. Measurements show minimum energy of 3.15 pJ/cyc at 400 mV, which corresponds to 39% energy saving compared to operation based on static signoff timing.
机译:为了最大程度地减少数字电路的能量消耗,可以在低于或接近阈值的电压下运行逻辑。由于设备和环境的变化,在该区域的操作具有挑战性,因此产生的性能可能并不适合所有应用。本文介绍了针对接近阈值电压的32位RISC CPU的两种变体。两个CPU都放置在同一芯片上,并以28 nm CMOS工艺制造。他们采用定时误差预防和时钟扩展功能,以最小的安全裕度进行操作,同时在给定的工作点上最大限度地提高性能和能效。测量显示,在400 mV时的最小能量为3.15 pJ / cyc,与基于静态签发时序的操作相比,相当于节省了39%的能量。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
代理获取

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号